An Electrical Model for Nanometer CMOS Device Stress Effect in Design and Simulation of Analog Reference Circuits

Comments